The steady-state error for the type 0 unity feedback stable control system for unit step signal is equal to

This question was previously asked in
UPPCL AE Electrical 2 April 2022 Official Paper (Shift 1)
View all UPPCL Assistant Engineer Papers >
  1. 1KP
  2. infinite
  3. 11+KP
  4. 0

Answer (Detailed Solution Below)

Option 3 : 11+KP
Free
ST 1: UPPCL AE - Electric Circuits
5 K Users
20 Questions 20 Marks 20 Mins

Detailed Solution

Download Solution PDF

Steady-state error:

The steady-state error for a unity feedback stable control system is given by:

Input signal Error constant (Ess) for Type 0 (Ess) for Type 0 (Ess) for Type 2
Unit step kρ=Lts0G(s) 11+kρ 0 0
Unit ramp kν=Lts0sG(s) 1kν 0
Unit parabola kα=Lts0s2G(s) 1kα

Additional Information

  •  If the type of the system is greater than the order of the input signal, then the steady-state error is zero.
  •  If the type of the system is smaller than the order of the input signal, then the steady-state error is ∞ .
  •  If the type of the system is equal to the order of the input signal, then the steady-state error has some finite value.
Latest UPPCL Assistant Engineer Updates

Last updated on Oct 21, 2023

-> The UPPCL AE Notification 2025 will be released soon.

-> The applications must be submitted online.

-> The applicants must have completed B.E./B.Tech.

-> For the 2025 cycle, the recruitment will be through GATE 2025.

-> The salary will be as per Pay Matrix Level 10.

-> Prepare for the exam using UPPCL AE Previous year Papers.

More Steady State Error Questions

Get Free Access Now
Hot Links: teen patti master king teen patti flush teen patti rummy 51 bonus