Question
Download Solution PDFRace around condition is associated with ______.
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFExplanation:
1. Practically, we don’t get toggling in sequential circuits. Since clock pulse is more than the propagation delay, so within one clock pulse the output will keep on toggling again and again and it may become indeterminate. This is known as the race-around condition.
2. Race Around condition occurs because of the feedback connection.
Race around condition (RAC)
- Race around condition occurs only in level-triggered flip flop
- Level triggered is transparent.
- Even though input is constant, output continuously toggles. Changes for some time continuously.
- RAC is when J = 1 and K = 1 [flip flop in toggling mode] and tp > tff
- Output toggles many times instead of once in one clock pulse. It is undesirable and called as “Race Around Condition”
Race around condition can further be explained with SR latch example:
A clocked latch is shown below
- When S = R = CLK = 1
- The outputs Q and Q’ are maintained at logic 0
- There is no race around condition
- However, when clocked SR latch is converted to JK flip flop by providing feedback as shown below
- Then when J = K = CLK = 1, then the output Q and Q’ keeps toggling between 0 and 1, thus, there is a race around condition there
So we can conclude that racing condition occurs in sequential circuits with the level-triggered clock.
Hence option (2) is the correct answer.
Important Points
The race around condition can be eliminated by using the following methods:
- Increasing the delay of flip-flop
- Use of edge-triggered flip-flop
- Use of master-slave JK flip flop
The Master-slave configuration is used in a flipflop to eliminate the race-around condition but not to store two bits of information.
Last updated on Jul 18, 2025
-> DFCCIL Executive Answer Key 2025 has been released at its official website. Candidates can calculate their marks, estimate their scorecard with log in ID and Password.
-> The Objection window will remain open from 18th July to 22nd July 2025. Candidates can raise their objection with qid no. and proof.
-> The DFCCIL Rank Predictor 2025 is now available.
-> DFCCIL Executive Exam Analysis 2025 is live now. candidates can check level of exam, and estimate their score by analysing CBT 1 exam here.
-> DFCCIL Executive city intimation slip has been released.
-> DFCCIL Executive Recruitment 2025 Correction window is open from 31st March, to 4th April 2025.
-> Candidates can make corrections in their application form, if they have made any mistake. There will be 100/- fee for correction in form.
-> DFCCIL Executive Recruitment 2025 application deadline has been extended.
-> Eligible and Interested candidates had applied from 18th January 2025 to 22nd March 2025.
-> A total of 175 Vacancies have been announced for multiple posts like Executive (Civil, Electrical, Signal and Telecommunication).
-> Candidates who will get a successful selection under the DFCCIL Recruitment 2025 for the Executive selection process will get a salary range between Rs. 30,000 to Rs. 1,20,000.
-> Candidates must refer to the DFCCIL Executive Previous Year Papers to prepare well for the exam.