The steady-state error due to unit step input to a type-1 system is:

This question was previously asked in
PGCIL Diploma Trainee EE Official Paper (Held on 17 Dec 2020)
View all PGCIL Diploma Trainee Papers >
  1. 1/ (1 + kp)
  2. Zero
  3. 1/ Kp
  4. Infinity

Answer (Detailed Solution Below)

Option 2 : Zero
Free
PGCI DT EE Power System Mock Test
20 Qs. 20 Marks 15 Mins

Detailed Solution

Download Solution PDF

Concept:

KP = position error constant = 

Kv = velocity error constant = 

K= acceleration error constant = 

Steady-state error for different inputs is given by

Input

Type -0

Type - 1

Type -2

Unit step

0

0

Unit ramp

0

Unit parabolic

 

From the above table, it is clear that for type – 1 system, a system shows zero steady-state error for step-input.

Latest PGCIL Diploma Trainee Updates

Last updated on May 9, 2025

-> PGCIL Diploma Trainee result 2025 will be released in the third week of May. 

-> The PGCIL Diploma Trainee Answer key 2025 has been released on 12th April. Candidates can raise objection from 12 April to 14 April 2025.

-> The PGCIL DT Exam was conducted on 11 April 2025. 

-> Candidates had applied online from 21st October 2024 to 19th November 2024.

-> A total of 666 vacancies have been released.

-> Candidates between 18 -27 years of age, with a diploma in the concerned stream are eligible.

-> Attempt PGCIL Diploma Trainee Previous Year Papers for good preparation.

More Steady State Error Questions

More Time Response Analysis Questions

Hot Links: teen patti gold apk teen patti master new version teen patti vip