The D.C. gain and steady state error for step input for  are:

This question was previously asked in
ESE Electronics 2013 Paper 2: Official Paper
View all UPSC IES Papers >
  1. 1 and 1
  2. 0 and 1
  3. 1 and 0.5
  4. 0 and 0

Answer (Detailed Solution Below)

Option 3 : 1 and 0.5
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
20 Qs. 40 Marks 24 Mins

Detailed Solution

Download Solution PDF

Concept:

DC gain:

The DC gain is the ratio of the magnitude of the steady-state step response to the magnitude of step input.

DC Gain of a system is the gain at the steady-state which is at t tending to infinity i.e., s tending to zero.

DC gain is nothing but the error coefficients.

For type 0 system: 

For type 1 system: 

For type 2 system: 

Steady state error for different inputs is given by

Input

Type -0

Type - 1

Type -2

Unit step

0

0

Unit ramp

0

Unit parabolic

Calculation:

Given:

It is a type 0 system, so:

Kp = 1 = DC Gain

Steady-state error for unit step input is given as:

ess = 0.5

Latest UPSC IES Updates

Last updated on Jul 2, 2025

-> ESE Mains 2025 exam date has been released. As per the schedule, UPSC IES Mains exam 2025 will be conducted on August 10. 

-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

Hot Links: teen patti pro teen patti master real cash teen patti tiger teen patti gold real cash teen patti master 2023