Question

Download Solution PDF

Correct the order of instruction cycle:

A. Read the effective address

B. Fetch the information

C. Execute the instruction

D. Decode the instruction

Choose the correct answer from the options given below:

  1. A, B, C, D
  2. B, D, A, C
  3. B, A, D, C
  4. A, B, D, C

Answer (Detailed Solution Below)

Option 2 : B, D, A, C

Detailed Solution

Download Solution PDF
Download Solution PDF
‹‹ Previous Ques
Next Ques ››
Exams Tests Super Practice

More Instruction Cycle Questions

Q1.Consider the following sequence of micro operations : MBR ← PC MAR ← X PC ← Y MEMORY ← MBR Which one of the following is possible operation performed by this sequence ?
Q2.Correct the order of instruction cycle: A. Read the effective address B. Fetch the information C. Execute the instruction D. Decode the instruction Choose the correct answer from the options given below:
Q3.In most general case, the computer needs to process each instruction with the following sequence of steps: (A) Calculate the effective address (B) Execute the instruction (C) Fetch the instruction from memory (D) Fetch the operand from memory (E) Decode the instruction Choose the correct answer from the options given below:
Q4.What is the overall number of Clock cycles Per Instruction (CPI) for a machine A for which the following performance measures were recorded when executing a set of benchmark programs? (Assume the clock rate of the CPU as 200 MHz and execution of 100 instructions) Instruction category Percentage of occurrence No. of cycles per instruction ALU 38 1 Load and store 15 3 Branch 42 4 Others 5 5
Q5.The first machine cycle of an instruction is always a
Q6.A fetch cycle is the
Q7.In the context of CPU speed measurement unit, the term GFLOPS stands for:
Q8.Consider the following sequence of micro-operations. MBR ← PC MAR ← X PC ← Y Memory ← MBR Which one of the following is a possible operation performed by this sequence?
Q9.Consider the following instruction sequence where register R1, R2 and R3 are general purpose and MEMORY[X] denotes the content at the memory location X. Instruction Semantics Instruction Size (bytes) MOV R1, (5000) R1 ← MEMORY[5000] 4 MOV R2, (R3) R2 ← MEMORY[R3] 4 ADD R2, R1 R2 ← R1 + R2 2 MOV (R3), R2 MEMORY[R3] ← R2 4 INC R3 R3 ← R3 + 1 2 DEC R1 R1 ← R1 – 1 2 BNZ 1004 Branch if not zero to the given absolute address 2 HALT Stop 1   Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to

More Instruction Pipelining Questions

Q1.Consider the following sequence of micro operations : MBR ← PC MAR ← X PC ← Y MEMORY ← MBR Which one of the following is possible operation performed by this sequence ?
Q2.Correct the order of instruction cycle: A. Read the effective address B. Fetch the information C. Execute the instruction D. Decode the instruction Choose the correct answer from the options given below:
Q3.Consider a pipeline unit for fixed - point multiplication of 8-bit integers. Arrange the following stages in a correct sequence. Stage A : Consists of two CSAS and it merges four numbers from previous stage. Stage B : is a CPA, which adds up the two numbers Stage C : is made upto two level of four CSAS. Stage D : Generates eight partial products. Choose the correct answer from the options given below:
Q4.Which table for a dynamic pipeline become more interesting when a nonlinear pattern is follows?
Q5.A system bus in which each data item is transferred during a time slice known in advance to both units source and destination is called:
Q6.In most general case, the computer needs to process each instruction with the following sequence of steps: (A) Calculate the effective address (B) Execute the instruction (C) Fetch the instruction from memory (D) Fetch the operand from memory (E) Decode the instruction Choose the correct answer from the options given below:
Q7.A processor chip is used for application in which 30% of execution time is spent on floating point addition. For the new model of the processor, the design team has come up with redesign the floating point adder to make it twice as fast. What will be possible maximum speed up by this redesign? 
Q8.The correct sequence in fetch-execute cycle is ______ A. Decode B. Fetch C. Execute Chose the correct answer from the following 
Q9.Consider an unpipelined machine with 10nsec clock cycles which uses four cycles for ALU operations and branches where as five cycles for memory operation. Assume that the relative frequencies of these operations are: 40%, 20% and 40%, respectively. Due to clock skew and setup pipeline let us consider that the machine adds one nsec overhead to the clock. How much speedup is observed in the instruction execution rate when a pipelined machine is considered. 
Q10.Direction: The item consists of two statements, one labelled as 'Statement (I)' and the other as 'Statement (II)'. You are to examine these two statements carefully and select the answers to these items using the code given below. Statement (I): Pipeline processing cycle overlaps computer instruction cycle in execution for the  performance improvement. Statement (II): Pipelining is a technique of decomposing a sequential process into sub-operations, with each sub-process being executed in a special dedicated segment that operates concurrently with all other segments.

More Computer Organization and Architecture Questions

Q1.Which of the following statement(s) is/are correct? Statement A : ALU can perform both arithmetic and logical operations. Statement B : CPU is used to process, display and store data or information.
Q2.The addressing mode/s, which uses the PC instead of a general-purpose register is : 
Q3.A microprogrammed control unit : 
Q4.Consider the following sequence of micro operations : MBR ← PC MAR ← X PC ← Y MEMORY ← MBR Which one of the following is possible operation performed by this sequence ?
Q5.In the case of, Zero-address instruction method the operands are stored in __________.
Q6.A demultiplexer is used to :
Q7.More than one word is put in one cache block to : 
Q8.Which method bypasses the CPU for certain types of data transfer operation ?
Q9.If the virtual memory size is 32 MB and a physical memory size is 4MB with a page size of 2KB, Calculate the number of frames available in physical memory
Q10.Which of the following is the correct sequence with regard to service routine? A. Save contents of processor registers B. Turn the interrupt facility on C. Service the device whose flag is set D. Check which flag is set E. Restore contents of processor registers Choose the correct answer from the options given below:
Testbook Edu Solutions Pvt. Ltd.
1st & 2nd Floor, Zion Building,
Plot No. 273, Sector 10, Kharghar,
Navi Mumbai - 410210
support@testbook.com
Toll Free:1800 833 0800
Office Hours: 10 AM to 7 PM (all 7 days)
Company
About usCareers We are hiringTeach Online on TestbookPartnersMediaSitemap
Products
Test SeriesTestbook PassOnline CoursesOnline VideosPracticeBlogRefer & EarnBooks
Copyright © 2014-2022 Testbook Edu Solutions Pvt. Ltd.: All rights reserved
User PolicyTermsPrivacy
Hot Links： teen patti glory teen patti pro teen patti star apk teen patti bliss