Testbook Logo
Exams SuperCoaching Test Series Skill Academy
More

Question

Download Solution PDF

A computer system has a 4 K word cache organized in a block-set associative manner with 4 blocks per set, 64 words per block. The numbers of bits in the SET and WORD fields of the main memory address formula are respectively:

This question was previously asked in
ESE Electronics 2013 Paper 2: Official Paper
Attempt Online
View all UPSC IES Papers >
  1. 15 and 4
  2. 6 and 4
  3. 7 and 2
  4. 4 and 6

Answer (Detailed Solution Below)

Option 4 : 4 and 6
Free Tests
View all Free tests >
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
6.2 K Users
20 Questions 40 Marks 24 Mins
Start Now

Detailed Solution

Download Solution PDF

\(\# \;blocks = \frac{{4K}}{{64}} = 64\) 

\(\# \;sets = \frac{{64}}{4} = 16\) 

⇒ 4 bits for SET

Each block has 64 words

⇒ 6-bits required for word.

Tag

Set

Word

 

(4)Bit

(6)Bit
Download Solution PDF
Latest UPSC IES Updates

Last updated on May 28, 2025

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

More Set Associative Mapping Questions

Q1.The size of the cache tag directory is
Q2.The number of bits in the tag field of an address is
Q3.A computer uses 46-bit virtual address, 32-bit physical address, and a three-level paged page table organization. The page table base register stores the base address of the first-level table (T1), which occupies exactly one page. Each entry of T1 stores the base address of a page of the second-level table (T2). Each entry of T2 stores the base address of a page of the third-level table (T3). Each entry of T3 stores a page table entry (PTE). The PTE is 32 bits in size. The processor used in the computer has a 1 MB 16-way set associative virtually indexed physically tagged cache. The cache block size is 64 bytes. What is the minimum number of page colours needed to guarantee that no two synonyms map to different sets in the processor cache of this computer?
Q4.Consider a set-associative cache of size 2 KB (1 KB = 210 bytes) with cache block size of 64 bytes. Assume that the cache is byte-addressable and a 32-bit address is used for accessing the cache. If the width of the tag field is 22 bits, the associativity of the cache is _______
Q5.If the associativity of a processor cache is doubled while keeping the capacity and block size unchanged, which one of the following is guaranteed to be NOT affected?
Q6.In designing a computer’s cache system, the cache block (or cache line) size is an important parameter. Which one of the following statements is correct in this context?
Q7.An access sequence of cache block addresses is of length N and contains n unique block addresses. The number of unique block addresses between two consecutive accesses to the same block address is bounded above by k. What is the miss ratio it the access sequence is passed through a cache of associativity A ≥ k exercising least-recently-used replacement policy?
Q8.A 4-way set-associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is _____
Q9.The main memory of a computer has 2 cm blocks while the cache has 2c blocks. If cache uses set associative mapping scheme with two blocks per set, then the block k of the main memory maps to set:

More Memory Management Questions

Q1.Cache memory acts as a buffer between-
Q2.Indexed/grouped allocation is useful as : (A) It supports both sequential and direct access. (B) Entire block is available for data. (C) It does not require lots of space for keeping pointers. (D) No external fragmentation. Choose the correct answer from the options given below:
Q3.Which of the following(s) are main memory? (A) Virtual memory (B) Cache memory (C) RAM (D) SSD Choose the correct answer from the options given below:
Q4.An Address in main memory is called : 
Q5.Which is the most expensive memory?
Q6.256 Mb DRAM is organized as a 32M × 8 memory externally and as a 16K × 16K square array internally. Each row must be refreshed at least once every 50 mili second to forestall loss of data; refreshing one row takes 100 nanoseconds. What fraction of the total memory bandwidth is lost to refresh cycles? 
Q7.Select the correct order of events after power is initialized on a system. A. Bootstrap loader is loaded from the disk B. Kernel is loaded onto the memory C. Firmware ROM loads boot block Choose the correct answer from the options given below: 
Q8.Which of the following statement is/are false? A. The processor has direct access to both primary and secondary memory B. Primary memory stores the active instructions and data for the program being executed on the process C. Secondary memory is used as a backup memory  D. Memory system is implemented on a single level memory Choose the correct answer from the options given below:
Q9.Which of the following is/are true for Dynamic RAM (DRAM)? A. It is slower than static RAM(SRAM) B. Packing Density is higher than Static RAM (SRAM)  C. It is faster than static RAM(SRAM) D. It requires data refreshing Choose the correct answer from the options given below: 
Q10.Which of the statement is not true in regards to virtual memory? 
Crack GATE Electrical with
India's Super Teachers
Explore Supercoaching For FREE
Suggested Test Series
View All >
UPSC ESE (IES) Civil Mock Test Series
116 Total Tests with 1 Free Tests
Start Free Test
UPSC ESE (IES) Prelims Paper 1 Mock Test Series
54 Total Tests with   1 Free Tests
Start Free Test
Suggested Exams
Exam-Logo
UPSC IES

UPSC IES Important Links

More Computer Organization and Architecture Questions

Q1.In which of the following addressing modes the operand immediately follows the op-code?
Q2. ____ is the number of process completed per unit time. 
Q3.Cache memory acts as a buffer between-
Q4.The primary purpose of an operating system is: 
Q5.What is the name of the interrupt which can be minimized?
Q6.Match List-I with List-II List I List II A. SZA I. Increment M and skip it zero B. SKI II. Skip if AC is negative C. SNA III. Skip if input flag is on D. ISZ IV. Skip if AC is zero Choose the correct answer from the options given below :
Q7.Which of the following statements is/are NOT CORRECT about NUMA? (A) LOAD and STORE instructions are used to access remote memory. (B) There is a single address space visible to all CPU. (C) Access to local memory is slower than access to remote memory. (D) When the access time to remote memory is hidden, the system is called NC - NUMA. (E) In CC-NUMA, Coherent caches are present. Choose the correct answer from the options given below:
Q8.A system bus in which each data item is transferred during a time slice known in advance to both units source and destination is called:
Q9.Indexed/grouped allocation is useful as : (A) It supports both sequential and direct access. (B) Entire block is available for data. (C) It does not require lots of space for keeping pointers. (D) No external fragmentation. Choose the correct answer from the options given below:
Q10.In most general case, the computer needs to process each instruction with the following sequence of steps: (A) Calculate the effective address (B) Execute the instruction (C) Fetch the instruction from memory (D) Fetch the operand from memory (E) Decode the instruction Choose the correct answer from the options given below:
Important Exams
Super Coaching
Exams
Test Series
Previous Year Papers
Objective Questions
Testbook USA SAT Exam
Testbook USA ACT Exam
US College Admissions Guide
Testbook Edu Solutions Pvt. Ltd.
1st & 2nd Floor, Zion Building,
Plot No. 273, Sector 10, Kharghar,
Navi Mumbai - 410210
[email protected]
Toll Free:1800 833 0800
Office Hours: 10 AM to 7 PM (all 7 days)
Company
About usCareers We are hiringTeach Online on TestbookPartnersMediaSitemap
Products
Test SeriesTestbook PassOnline CoursesOnline VideosPracticeBlogRefer & EarnBooks
Our Apps
Follow us on
Copyright © 2014-2022 Testbook Edu Solutions Pvt. Ltd.: All rights reserved
User PolicyTermsPrivacy
Get Free Access Now
Hot Links： teen patti club teen patti master gold download teen patti palace teen patti boss teen patti apk download